1) adjustable pulse width and delay
占空比延迟可调
2) adjustable duty ratio
占空比可调
1.
This paper presents that developing ultrahigh frequency pulse EDM generator of adjustable duty ratio by CPLD based on the characteristic of CPLD,complete hardware logistic.
从CPLD具有完全硬件逻辑的特点出发,提出了用CPLD发生占空比可调的超高频电火花加工脉冲信号的设想。
2.
Also developing ultrahigh frequency pulse celectro-discharge machining(EDM) generator of adjustable duty ratio by CPLD based on the characteristic of CPLD,complete hardware logistic.
从CPLD完全硬件逻辑的特点出发,使用CPLD发生占空比可调的超高频EDM脉冲信号。
4) deferrable scheduling
可延迟调度
5) variable delay line(VDL)
可调延迟线
6) duty-cycle correction
占空比调节
1.
The novel features of the proposed DCC include a higher reliability against process,voltage and temperature(PVT) variation due to the use of the synchronous mirror delay(SMD) technique,no-skew output clock,and much faster duty-cycle correction speed compared to conventional DCC s.
本文介绍了采用纯数字相位合成法设计的高性能时钟50%占空比调节电路PB-DCC(Phase-Blending Du-ty-Cycle Corrector)。
补充资料:占占
1.低声小语貌。
说明:补充资料仅用于学习参考,请勿用于其它任何用途。
参考词条