说明:双击或选中下面任意单词,将显示该词的音标、读音、翻译等;选中中文或多个词,将显示翻译。
您的位置:首页 -> 句库 -> 低功耗时钟树综合
1.
Low power design for Clock Tree Synthesis in ASIC Backend Design
ASIC后端设计中低功耗时钟树综合方法
2.
Low-Power Design of Router for NoC With Clock Gating
基于门控时钟的片上网络路由单元低功耗设计
3.
The Research of Clock Tree Synthesis Methods Based on Chip Design Garfield5;
基于Garfield5设计中时钟树综合技术研究
4.
The Study and Implementation of Scheduling Algorithm in Low Power VLSI Designs;
VLSI高层综合设计低功耗调度算法的研究与实现
5.
Research on Testability and Low Power Design Method in VLSI High-Level Synthesis
VLSI高层次综合中可测性和低功耗设计方法研究
6.
Multi-Voltage Low Power Synthesis Method of High Level Datapath Flow
高层次数据流的多电压低功耗综合方法
7.
Research of Low-Power Design Technology of High-Performance Processor Based on Clock Control;
基于时钟控制的高性能微处理器低功耗设计技术研究
8.
Low-voltage Low-power Log-domain Integrated Circuit Technology for Synthesis of One Dimension Continuous Wavelet Transform;
一维连续小波变换低电压低功耗对数域集成电路技术综合
9.
Power dissipation in clock network distribution is one of the major sources of total power dissipation on a chip.
时钟网路的功率消耗是晶片全部功率消耗的主要来源之ㄧ。
10.
Recommend a real-time pulse counts circuit with low consumption.
介绍一种低功耗实时脉冲计数电路。
11.
Low Power Consumption Polymer Thermo-Optic Switch with Mach-Zehnder Interferometer
低功耗聚合物Mach-Zehnder热光开关的研制
12.
Low-consumption and Near-linearity CMOS Optically Coupled Amplifier
低功耗准线性CMOS光电耦合放大器
13.
The Optimized Design of Reduced the Synthesized Energy Consuming of Acidic Water Steam Distillating Unit
降低酸性水汽提装置综合能耗的优化设计
14.
PLL lock time is below 15us,power dissipation is below 10mw.
该锁相环的锁定时间低于 15us,功耗小于 10mW。
15.
Low Power and High Precision Time Measurement Method of Ultrasonic Flow Meter
超声波流量计的低功耗高精度时间测量方法
16.
The Theory Introduction and Timing Research of Low-power NAND-type TCAM
低功耗与非型TCAM的原理介绍与时序研究
17.
Low Power Consumption Research of μCOS-Ⅱ RTOS in μ′nSPTM
μCOS-Ⅱ实时操作系统在μ′nSP~(TM)中的低功耗研究
18.
Design of a Low Power Real-time Data Acquisition System Based on USB2.0
基于USB2.0低功耗实时数据采集系统的设计