说明:双击或选中下面任意单词,将显示该词的音标、读音、翻译等;选中中文或多个词,将显示翻译。
您的位置:首页 -> 句库 -> 时钟电路
1.
Trigger circuit, power supply circuit, clocking circuit and reset circuit are the main circuits on the main board.
触发电路、供电电路、时钟电路、复位电路是主板上最主要的电路。
2.
The Design of 1GHz Clock Circuit with FPGA;
基于FPGA的1GHz时钟电路设计
3.
Designing 2T-SRAM and Improving Refresh Clock Circuit
2T-SRAM设计及其刷新时钟电路的改进
4.
An Example of Radiated Emission Improvement of Clock Circuit on PCB
PCB板上时钟电路的辐射超标实例
5.
Temperature Adaptive Refresh Circuit of DRAM
温度自适应性DRAM刷新时钟电路
6.
Application of simulation analysis in electromagnetic compatibility design of clock circuit
仿真分析在时钟电路电磁兼容设计中的应用
7.
In the hardware, the clock circuit is designed, and the baud rate is configured.
硬件方面设计了时钟电路和波特率配置;
8.
Design of Clock Generation and Drive Circuits in High Speed CIS System
高速CIS时钟发生电路及驱动电路设计
9.
The Data and Clock lines are both open collector.
数据和时钟线都是集电极开路的。
10.
The sampling clock generator must also have adequate spectral purity.
时钟发生电路固有的抖动应该足够小。
11.
Analysis of the Clock Skew in ASIC Design
专用集成电路设计中的时钟偏移分析
12.
Design of 2.5GHz Full Speed Clock and Data Recovery Circuit
2.5GHz全速率时钟数据恢复电路的设计
13.
Research and Design of High Speed Clock Recovery Circuit on ASIC
高速时钟恢复电路的ASIC研究与设计
14.
A Clock Generation Circuit for High-Resolution ∑Δ Modulator;
适用于高精度Δ调制器的低电压时钟发生电路
15.
A New Mixed-mode Design of DCM Clock Delay Locked Loop
一种新型混合信号时钟延时锁定环电路设计
16.
ECL Sequential Circuits Design Based on Parallel-Or Clock Structure;
基于并联取小时钟结构的ECL时序电路设计研究
17.
Analysis and design of 32.768kHz crystal oscillator for RTC
用于实时时钟的32.768kHz晶振电路分析与设计
18.
Input to the inverting oscillator amplifier and input to the internal clock operating circuit.
反向振荡放大器和内部时钟工作电路的输入。