说明:双击或选中下面任意单词,将显示该词的音标、读音、翻译等;选中中文或多个词,将显示翻译。
您的位置:首页 -> 句库 -> 并行整数乘法器
1.
Research and Development of the High Performance Full Custom 64-bits Parallel Integral Multiplier;
高性能64位并行整数乘法器全定制设计与实现
2.
Monolithic Integrated 16×16 bit Multiplier Operating in Parallel and Pipeline
单片集成并行流水线操作16×16位数字乘法器
3.
Design CSD Serial-Parallel Multiplier for Constant Coefficients FIR Filter
常系数FIR中的CSD串并乘法器设计
4.
18×18 Parallel and Pipeline Multiplier Chip Design
18×18并行流水乘法器芯片设计
5.
24 Fixed-point DSP Parallel Multiplier Design;
基于24位定点DSP的并行乘法器的设计
6.
Design and Implementation of Parallel Multiplier Based on Optimal Normal Basis of Type Ⅱ
基于Ⅱ型ONB并行乘法器的设计与实现
7.
The Research and Implementation of Double Data-path Fused Floating Point Multiply-Add Supporting Parrall Multiply;
支持并行整数乘的双通路浮点融合乘加结构的研究与实现
8.
Fast parallelable multiplier architecture over GF(2~m)
GF(2~m)上的一种可并行快速乘法器结构
9.
It uses binary counters for the conversion of the multiplicand from parrale to pulse-train form.
它采用二进制计数器以把被乘数由并行形式转换成脉冲序列形式。
10.
Digit-serial binary field multiplier based on Mastrovito multiplication
基于Mastrovito乘法的字串行特征二域乘法器
11.
However, by using traditional multiplier, there is data dependency between iterations. To reduce the delay of data dependency, a novel multiplier, named oblong multiplier by its partial product shape is proposed.
用传统的平行四边形乘法器实现大数模幂乘 ,存在两次迭代之间的数据相关问题 .
12.
Research on a Parallel Adder with 6 Binary Addends and Its Interface
6加数并行加法器及扩展接口的研究
13.
Nonlinear separable least square algorithm for the aircraft flutter model parameter identification
基于非线性可分离的最小二乘法的飞行器颤振模态参数辨识
14.
multiplier quotient register
乘(数)-商(数)寄存器
15.
A Thread-Level Parallel Encryption and Decryption Method for Database on Multi-core Machines
多核机器上线程级并行加解密数据库数据方法
16.
One Large Multiplication's Fast Implementation
一种快速大数乘法器的设计方法——大数乘法的高速实现
17.
The Parallelization Algorithm Research of Elliptic Curve Scalar Multiplication on DSP;
椭圆曲线标量乘DSP并行算法的研究
18.
Realizes the Parallel Computation of Matrix Multiplication with the Multi-threading(JAVA);
JAVA多线程实现矩阵乘法的并行计算