说明:双击或选中下面任意单词,将显示该词的音标、读音、翻译等;选中中文或多个词,将显示翻译。
您的位置:首页 -> 句库 -> 深亚微米CMOS集成电路
1.
Study on Power Estimation Methodology & Correlative Problem in VDSM Integrated Circuit;
深亚微米CMOS集成电路功耗估计方法及相关算法研究
2.
The Substrate Noise Coupling for Deep-submicron CMOS Mixed-Signal ICs;
深亚微米CMOS混合信号电路衬底耦合噪声模型
3.
Studies on Interconnection Modeling and Timing Optimization for Deep Submicrometer Integrated Circuits;
深亚微米集成电路的互连建模与时序优化
4.
Method of Reliability Design and Modeling for Very Deep Submicron Integrated Circuits;
超深亚微米集成电路可靠性设计与建模方法
5.
ASIC Design and Implementation of EoPDH in Deep Submicron Technology
深亚微米EoPDH专用集成电路的设计与实现
6.
Methodology for Ultra Deep Sub-micro Integrated Circuit Interconnect Geometric Variation Extraction
超深亚微米集成电路互连线几何变异提取方法
7.
Investigation on Micro-defects in Large-diameter CZSi Crystal Used for Sub-micro IC;
深亚微米级集成电路用大直径CZSi单晶中微缺陷的研究
8.
Research on Verification and Design Technology of VDSM IC Manufacturability;
超深亚微米集成电路可制造性验证与设计技术研究
9.
Research on Simulation of Optical Proximity Effect in VDSM IC Manufacture;
超深亚微米集成电路制造过程中光学邻近效应模拟的研究
10.
Development Trends of CMOS MMIC
单片毫米波CMOS集成电路技术发展动态
11.
Study of the GIDL Current and Related Reliability Issues for Ultra-deep Submicron CMOS Devices;
超深亚微米CMOS器件GIDL电流及其可靠性研究
12.
The High Temperature Application Research of Deep Sub Micron SOI CMOS Circuits;
深亚微米全耗尽SOI CMOS的高温应用分析
13.
Study on SEE characteristic and hardening techniques of CMOS SRAM with sub-micro feature sizes
深亚微米CMOS SRAM SEE特性及加固技术研究
14.
Designing Deep Submicron RF CMOS LCVCO with VPCM
利用VPCM设计深亚微米RF CMOS的LCVCO
15.
Study of Parameters Limiting ESD Performance in Deep Submicron process
深亚微米工艺ESD电路设计参数研究
16.
Whole-Chip ESD Protection Design for Deep Submicron Mix-Signal CMOS VLSI
深亚微米混合信号全芯片ESD电路设计
17.
Domino Logic Circuit Design Based on Submicron Technology
基于深亚微米工艺的多米诺逻辑电路设计
18.
Multi-functional Electric Monitor of CMOS Integrate Circuit;
CMOS集成电路多功能用电监控器