说明:双击或选中下面任意单词,将显示该词的音标、读音、翻译等;选中中文或多个词,将显示翻译。
您的位置:首页 -> 句库 -> VLSI结构
1.
A Study on VLSI Architecture of Image Sequence Coding Based on Wavelet;
小波序列图像压缩编码VLSI结构研究
2.
VLSI Architecture of JPEG2000 Bit-Plane Coding;
JPEG2000中位平面编码的VLSI结构设计
3.
VLSI Design of Two-Dimensional Discrete Wavelet Transform for JPEG2000;
JPEG2000二维离散小波变换的VLSI结构设计
4.
VLSI Design for the Key Module of MPEG2 Decoder;
MPEG2视频解码器关键模块的VLSI结构设计
5.
VLSI Architecture of Multi-bit Parallel MQ Coder
多位并行MQ编码的VLSI结构研究
6.
VLSI Architecture of MQ Encoder for JPEG 2000
JPEG 2000标准中MQ编码器的VLSI结构设计
7.
An Efficient DWT-EBCOT Combined VLSI Architecture with Low Memory for JPEG2000
JPEG2000中DWT-EBCOT联合的高效低存储VLSI结构
8.
Research on Architecture Design of VLSI Implementation for High Speed Image Compression Coder;
高速图像压缩编码器的VLSI结构设计研究
9.
Study on an Encoding Algorithm for Vector Quantization and Its VLSI Architecture Design;
矢量量化编码算法及其VLSI结构设计的研究
10.
Motion Estimation VLSI Architecture Research for H.264 Video Coding;
用于H.264视频编码的运动估计VLSI结构研究
11.
Design and Implementation of VLSI Architecture for Lifting-based Discrete Wavelet Transform
基于提升的离散小波变换VLSI结构设计与实现
12.
Low I/O bandwidth and high throughput architecture design of motion estimation
低I/O带宽高性能运动估计VLSI结构的设计
13.
Low Power Error-Resilient Motion Estimation VLSI Architecture Based on Global Elimination Algorithm
基于GEA运动估计算法的低功耗容错VLSI结构
14.
A High-Performance Reconfigurable Multi-Transform VLSI Architecture for H.264 CODEC
一种用于H.264编解码的新型高效可重构多变换VLSI结构
15.
The Research on Efficient VLSI Architecture of Two-dimensional Discrete Wavelet Transform in JPEG2000;
JPEG2000中二维DWT高效VLSI实现结构研究
16.
Trend of Parallel Computer Architecture under the Influence of VLSI;
VLSI技术与并行计算机体系结构趋势
17.
Research and Design of Motion Estimation Hardware Architecture for VLSI
基于VLSI的运动估计算法结构的研究和设计
18.
An Architecture and VLSI Implementation for Adaptive Reed-Solomon Decoder
一种高速自适应Reed-Solomon译码结构及其VLSI优化实现