说明:双击或选中下面任意单词,将显示该词的音标、读音、翻译等;选中中文或多个词,将显示翻译。
您的位置:首页 -> 句库 -> 变长码
1.
Encoder and Decoder of Variable Length Coding in H.264 with FPGA Implementation
H.264中采用FPGA实现的变长码编解码器
2.
An Algorithm and Architecture of VLD for AVS HDTV Application
AVS高清视频变长码解码器算法与电路实现
3.
Character oriented Text Process on Variable-length Code
基于变长码的面向字符文本处理方法
4.
A Kind of QC-LDPC Code with Agilely Variable Rate and Length
一种码率码长灵活变化的QC-LDPC码
5.
Design of QC-LDPC Code with Continuously Variable Length
码长连续变化的QC-LDPC码的设计
6.
VLC Based on Second-run-level Coding and Dynamic Table Truncation;
基于二次游程编码和动态码表截取的变长编码方法
7.
Design and Implementation of Hardware Variable Length Decoder;
H.264变字长解码器的硬件设计与实现
8.
The Research of SoC Test on Variable Length Coding
变长编码在SoC测试中的应用研究
9.
Design of AVS Variable Length Decoder Based on SoC Platform
基于SoC平台的AVS可变长解码器设计
10.
Warning: Changing the minimum password length will not affect existing passwords; it will only affect password creation when users are changing their passwords or creating new passwords.
警告:改变最小密码长度对已有的密码无效。它只对用户改变密码或创建新密码时有影响。
11.
Warning: Changing the minimum password length will not affect existing passwords; it will only affect password creation when users change their passwords or create new passwords.
警告:改变最小密码长度对已有的密码没有影响。它只会影响用户改变密码或创建新密码的操作。
12.
Research on the Error Characteristics of Multi-Wavelength Multi-Level Optical Storage with Photochromic Materials;
光致变色多波长多阶存储误码特性的研究
13.
A Research of Genetic K-Means Algorithm Based on Variable Length Encoding;
一种基于变长编码的遗传K均值算法研究
14.
Design of Variable Length Decoder for AVS and H.264;
支持AVS和H.264双标准的可变长解码器的设计
15.
Design of Variable Length Decoder for AVS and Implementation on FPGA
基于AVS的变字长解码器的设计及其FPGA验证
16.
Phase-Coded Pulse Train Long-Term Integration Method Based on Keystone Transform
基于Keystone变换的相位编码信号长时间积累方法
17.
Implementation of Variable Length Decoder、Inverse Quantization and Inverse Discrete Cosine Transform in MPEG-2 with FPGA;
基于MPEG-2视频可变长解码、反量化、反离散余弦变换的FPGA实现
18.
Design and Verification of the Embedded AVS Idct and Vld Hardware Module
嵌入式AVS反变换和变长解码硬件模块的设计与验证