A FPGA implementation of Viterbi decoder,which has two influence aspects of hardware resource and speed,it can deduce the conflict through the effected arrange ACS unit and path metric memory.

Considering the punctured convolutional codes for Viterbi decoding and the hardware complexity of its implementation, a modified ACS (add-compare-select) unit is used to satisfy its decoding requirements and reduce its hardware complexity.