说明:双击或选中下面任意单词,将显示该词的音标、读音、翻译等;选中中文或多个词,将显示翻译。
您的位置:首页 -> 词典 -> 动态简化
1)  view dependent simplification
动态简化
1.
To investigate real time rendering of terrain surface, improve the speed of rendering and the fidelity of simplification, the algorithm taking the distance from vertex to average plane as the error metric and progressive meshes based dynamic simplification was used, which provided view dependent simplification of the model.
采用点到平均平面的误差度量和基于渐进网格的动态简化方法 ,使模型简化可随视点参数而动态变化 。
2)  dynamic model
简化动态模型
1.
Simplified dynamic model of doubly-fed induction generator and its application in wind power;
双馈发电机简化动态模型及在风电系统中应用
3)  dynamic equivalent reduction
动态等值简化
4)  dynamic reduction
动态约简
1.
According to the most recent investigation results at home and abroad,a valid method to mine stable classification rules out of a large database is presented by applying dynamic reduction algorithm.
结合国内外的最新研究成果,提出了一种运用动态约简算法挖掘出大型数据库中稳定的分类规则的有效方法,可以对不断变化的数据库中新出现的对象进行分类,最后通过对其时间复杂度的分析证明了算法的高效性。
2.
The paper presents a fault-rule acquisition system by applying the rough set theory and the dynamic reduction technique.
为增强故障诊断专家系统处理不完备信息和自动获取规则知识的能力,应用粗集理论及动态约简思想,深入研究并初步建立了故障规则自动获取系统。
5)  dynamic reduct
动态约简
1.
The Research of Dynamic Reduct Based on Rough Set Theory;
基于粗糙集理论的动态约简研究
2.
The thought of dynamic reduct is described,its sub-table extraction problem is analyzed in detail,and the shortage is pointed out.
对动态约简的思想进行了阐述。
6)  state reduction
状态化简
1.
It is very important for circuit complexity by state reduction in finite state machine(FSM)synthesis.
有限状态机(FSM)综合中,状态化简对减少电路的复杂度是非常重要的,由于EDA综合系统的发展和需要,要求能够有效地对较大规模的FSM最小化,对于完全确定的有限状态的已有较好的算法,而非完全确定的有限状态机的最小化的问题一直是个难题。
2.
To solve the problem that control flow synthesis takes so much time that circuit design cycle is prolonged, this article analyzes the basic steps and problem of control flow synthesis, focusing on the special circumstance of finite-state machine that is handled by control flow synthesis, and discusses the feasibility of omitting the step of state reduction to save time.
为解决控制流综合用时过多而造成的电路设计周期较长的问题 ,从分析控制流综合的基本步骤和现存问题入手 ,着眼于控制流综合所接收的有限状态机的特殊性 ,讨论了省略状态化简的可行性 ;并且给出了在 EDA综合工具中省略状态化简的具体实施方案 。
补充资料:繁体字和简化字对照表

             繁体字和简化字对照表

[繁体字和简化字对照表]繁体字和简化字对照表
说明:补充资料仅用于学习参考,请勿用于其它任何用途。
参考词条